## WHAT IS CLAIMED IS:

- 1. A printed circuit board comprising:
  - a conductive layer;
  - a via transecting the conductive layer; and
- a pattern of conductive material having a plurality of voids in the conductive layer near the via.
- 2. The printed circuit board of claim 1, wherein the pattern of conductive material is configured to maintain planarity of the printed circuit board.
- 3. The printed circuit board of claim 1, wherein the pattern of conductive material is configured to prevent settling of dielectric material in the printed circuit board near the via.
- 4. The printed circuit board of claim 1, wherein the via is configured for data transfer rates greater than approximately 2 GHz.
- 5. The printed circuit board of claim 1, wherein the pattern of conductive material is configured for data transfer rates through the via greater than approximately 2 GHz.
- 6. The printed circuit board of claim 1, wherein the pattern of conductive material is substantially circular in shape.
- 7. The printed circuit board of claim 1, wherein the pattern of conductive material is electrically connected to the conductive layer.
- 8. The printed circuit board of claim 1, wherein the pattern of conductive material is not electrically connected to the conductive layer.

- 9. The printed circuit board of claim 1, wherein the conductive layer comprises a power plane.
- 10. The printed circuit board of claim 1, wherein the conductive layer comprises a ground plane.
- 11. The printed circuit board of claim 1, wherein the pattern comprises a symmetric pattern.
- 12. The printed circuit board of claim 1, wherein the pattern comprises an asymmetric pattern.
- 13. The printed circuit board of claim 1, wherein the pattern comprises a concentric circles pattern.
- 14. The printed circuit board of claim 1, wherein the pattern comprises a radial spokes pattern.
- 15. The printed circuit board of claim 1, wherein the pattern comprises an arbitrary pattern.
- 16. The printed circuit board of claim 1, wherein the pattern comprises a screen pattern.
- 17. A printed circuit board comprising:
  - a conductive plane;
  - a via signal barrel transecting the conductive plane; and
- an anti-pad between the conductive plane and the via signal barrel, the anti-pad having a pattern of conductive material, wherein a signal can not be transmitted between the conductive plane and the via signal barrel.

PATENT HPDNO: 200308575-1

- 18. The printed circuit board of claim 17, wherein the pattern of conductive material includes a plurality of voids.
- 19. The printed circuit board of claim 17, wherein the anti-pad is configured to maintain planarity of the printed circuit board.
- 20. The printed circuit board of claim 17, wherein the anti-pad is configured to minimize stray capacitance between the via and the conductive plane.
- 21. The printed circuit board of claim 17, wherein the anti-pad is configured to prevent settling of dielectric material in the printed circuit board adjacent the via signal barrel.
- 22. The printed circuit board of claim 17, wherein the conductive plane comprises one of a power plane and a ground plane.
- 23. The printed circuit board of claim 17, wherein the conductive plane comprises copper.
- 24. A method for forming a printed circuit board, comprising: forming a conductive plane; forming a via signal barrel transecting the conductive plane; and forming a partially voided anti-pad between the conductive plane and the via signal barrel.
- 25. The method of claim 24, wherein the conductive plane comprises one of a power plane and a ground plane.
- 26. The method of claim 24, wherein the partially voided anti-pad is formed to maintain the planarity of the printed circuit board.
- 27. The method of claim 24, wherein the partially voided anti-pad is formed

PATENT HPDNO: 200308575-1

to minimize stray capacitance between the via and the conductive plane.

- 28. The method of claim 24, wherein the partially voided anti-pad is formed by removing conductive material from the conductive plane in a pattern.
- 29. The method of claim 28, wherein removing conductive material is performed by using an etching process.
- 30. The method of claim 28, wherein the pattern comprises one of a symmetric pattern and an asymmetric pattern.
- 31. The method of claim 28, wherein the pattern comprises a screen pattern.
- 32. The method of claim 28, wherein the pattern comprises one of an arbitrary pattern and a random pattern.
- 33. The method of claim 24, wherein the anti-pad is substantially circular in shape.
- 34. The method of claim 24, wherein the via signal barrel is substantially circular in shape.